Archive for the ‘SystemVerilog Verification Environment’ Category
Simple Verification Environment
Before starting to write any posts about Verification IPs in this introductory I would like to describe a simple SystemVerilog Verification Environment. I’ll provide more details about each module which you find in this simple environment in the future posts. I think this is a good starting point for you to follow my thoughts. And after several posts we will have a fully functional SystemVerilog verification environment. Read the rest of this entry »
Loading ...